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' a new veryHaTee7scale integration (VLSI) architecture f imple- 
menting Reed-Solomon (RS) decoders that can correct both errors and erasures his new 
architecture implements a Reed-Solomon decoder by using replication of a single VLSI 
chip. It is anticipated that this single-chip-type RS decoder approach will save substan- 
tial development and production costs. I t  is estimated that reduction in cost by a fac- 
tor of four is possible with this new architecture. Furthermore, this Reed-Solomon 
decoder is programmable between 8-bit and 10-bit symbol sizes. Therefore, both an 
8-bit CCSDS RS decoder and a IO-bit decoder are obtained at the same time, and when 
concatenated with a (15,116) Viterbi decoder, provide an additional 2. l-dB coding gain. 
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1. Introduction 
A (255,223) 8-bit Reed-Solomon (RS) code in concatena- 
tion with a (7,1/2) Viterbi-decoded convolutional code has 
been recommended by the Consultative Commitee for Space 
Data Systems (CCSDS) as a standard coding system for the 
DSN downlink telemetry system [I ] .  Figure 1 shows a CCSDS- 
recommended DSN transmission system. This concatenated 
coding system, which is the so-called standard system, provides 
a coding gain of about 2 dB over the (7.1/2) Viterbi-decoded- 
only system. In Fig. 2. several curves representing perform- 
ances of different coding schemes for the DSN are illustrated 
[2] .  Recent software simulations show that a (1023.959) 
Reed-Solomon code. when concatenated with a (15.1/6) 
Viterbi-decoded convolutional code. provide another 2-dB 
coding gain over the standard system recommended by CCSDS 
[3].  This additional coding gain may be needed for future 
deep-space missions to save cost, since coding is among the 
most cost-efficient ways to improve system performance. A 
VLSI-based (15.1/6) Viterbi decoder is currently being devel- 
oped at JPL to support the Galileo project and is expected to 
be operating by mid-I991 [4]. Therefore, a (1023.959) Reed- 
Solomon decoder is needed to provide the remainder of the 
2-dB coding gain. 
Recently, several VLSI architectures for implementing 
Reed-Solomon decoders have been proposed [5.6] . However. 
the complexity of a Reed-Solomon decoder increases with the 
symbol size of the code. It is very unlikely that current tech- 
nology can implement a single-chip Reed-Solomon decoder that 
can correct both errors and erasures if the symbol size of the 
code is larger than 8 bits. The existing VLSI Reed-Solomon 
decoders use a natural scheme to partition the decoder system. 
In this natural partitioning scheme, as many functional blocks 
are grouped together as possible and realized on the same 
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VLSI chip. For example, the VLSI chip set developed by the 
University of Idaho has four different types of VLSI chips [6]. 
The first chip computes the syndromes. The second chip is 
the Euclid multiply/divide unit. The third chip performs as a 
polynomial solver. The final chip is the error-correction chip. 
This kind of partitioning scheme is straightforward. However, 
it is expected that several different types of VLSI chips are 
required to implement a Reed-Solomon decoder of symbol 
size larger than 8 bits. The costs to design, fabricate. and test 
VLSI-based systems increase drastically with the number of 
different chip types used. The (255,223) error-correcting- 
only RS decoder developed by the University of Idaho [5] 
consists of four different types of VLSI chips. Assuming it 
takes eight workmonths to design and test a VLSI chip, which 
is a reasonable assumption for a VLSI chip of this complexity. 
four different chips require 32 workmonths to develop. Fur- 
thermore. assuming it costs $80,000 to fabricate a V U 1  chip 
of this complexity, the total fabrication cost of four RS chips 
is $320,000. In contrast, a single-chip-type RS decoder system 
takes only eight workmonths to design and test, and costs 
$80,000. Based on the above analysis. a single-chip-type RS 
decoder system is expected to have a four-fold cost savings 
compared to RS decoder systems using conventional partition 
schemes. 
As described above, the (255,223) 8-bit RS code has been 
recommended by the CCSDS as part of the standard coding 
scheme in the DSN telecommunication system. Software sim- 
ulations show system performance improvement obtained by 
concatenating a (1023,959) 10-bit RS decoder with a (1.5,1/6) 
Viterbi-decoded convolutional code. Therefore, there are rea- 
sons for developing both 8-bit and 10-bit RS decoders for cur- 
rent and future uses, and it is desirable to realize an RS de- 
coder that is switchable between 8-bit and 10-bit codes. The 
key to realizing such an RS decoder is the development of an 
&bit and 10-bit switchable finite-field multiplier, which is the 
most frequent ly  used func t iona l  building block in an RS 
decoder. 
This article describes the development of a single-chip-type 
Reed-Solomon decoder system that is switchable between 
8-bit and 10-bit symbol sizes (although this architecture is 
switchable between any two symbol sizes). The VLSI archi- 
tecture of this chip is described in considerable detail. The 
architecture is regular, simple, and expandable, and therefore 
relatively easy to implement and test. It is expected that RS 
decoder systems using this architecture will have a four-fold 
cost reduction compared to conventional implementation 
schemes. 
A Reed-Solomon code is a subset of the Bose-Chaudhuri- 
Hocquenghem (BCH) code [7]. Therefore, a decoding tech- 
nique for BCH codes can also be used to decode a Reed- 
Solomon code. While many schemes have been developed for 
decoding Reed-Solomon codes [7] , the so-called “transform- 
domain” and “time-domain’’ approaches are used most 
frequently. 
As described in [5] , a transform-domain RS decoder is suit- 
able for small symbol sizes such as 8-bit or less, while the time- 
domain technique is suitable for large codes such as 10-bit or 
more. Because of the constraints on 10-bit decoding, the time- 
domain approach is chosen for the design of an RS decoder 
which is switchable between 8 and 10 bits. 
A time-domain decoding algorithm can be described in the 
following steps: 
(1) Compute syndromes and calculate the erasure-locator 
(2) Compute the Forney syndromes. 
(3) Determine the errata-locator polynomial and the 
errata-evaluator polynomial by applying the Euclidean 
algorithm. 
polynomial. 
(4) Compute the errata locations by Chien search and com- 
pute the errata values. 
(5) Perform the errata corrections. 
Figure 3 shows a block diagram of a time-domain RS decoder; 
see [5] for more details. 
In Section 11, the VLSI design of a programmable finite- 
field multiplier is described. The VLSI architecture of the 
single-chip-type Reed-Solomon decoder is illustrated in Sec- 
tion 111. Finally, concluding remarks are given in Section IV. 
II. The Design of a Programmable Finite- 
Field Multiplier 
The key element in the development of a programmable 
8-bit and 10-bit switchable Reed-Solomon decoder is to design 
an 8-bit and 10-bit programmable finite-field multiplier. 
Finite-field multipliers are the basic building blocks in imple- 
menting a Reed-Solomon decoder. A comparison of VLSI 
architectures of finite-field multipliers using dual, normal, or 
standard bases is discussed in [8]. Since any finite-field ele- 
ment can be transformed into a standard-basis representation 
irrespective of its original basis, this article focuses on the pro- 
grammable design of a standard-basis finite-field multiplier. 
Figure 4 illustrates a logic diagram of a finite-field multi- 
plier [9] . A mathematical theory for this finite-field-multiplier 
architecture is described as follows [9] : 
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Assuming the two inputs of the multiplier are A = a'and 
B = a/ respectively, where a is a primitive element of GF(2m), 
then A and B can be represented as 
m- 1 
A = C aiai 
i=O 
m - 1  
B = b i d  
i = O  
The product of A and B ,  i.e., C = ak. can be represented as 
m - 1  
c = C ciai 
i = O  
By the use of Horner's rule. the product C can be written 
m-1 
C = A B  = A x b k a k  
k=O 
= (. . . ( ( A b m - l a + A b m - 2 ) a  t A b m - 3 ) a  
t . .  . A b l ) a + A b o  
or 
Figure 5 shows the block diagram of the 10-bit standard- 
basis finite-field multiplier. Its extension to higher fields is 
obvious and straightforward. As shown in Fig. 5 .  this multi- 
plier consists of 10 identical cells with each cell containing 
three 1-bit registers, two AND gates, and two XOR gates. 
There are three inputs to this multiplier. In Fig. 5 ,  A and B 
represent the multiplicand and multiplier, respectively. They 
are represented in the basis of { a9. a8, a7. a6, a5, a4, a3, a2 ,  
01, 1). Another input f in Fig. 5 is the irreducible primitive 
polynomial. f ( X ) ,  of the field. Let 
f ( X )  = X'O t4x9 +&X8 + 4 x 7  + f6X4 + f 5 X 5  
+ f4X4 +f3X3 t f2X2  t f , X 1  t f,XO 
where E GF(2) .  In real-world application. both A and fcan  
be loaded into the A-register and the f-register. respectively. in 
either parallel or serial form. (Figure 5 shows serial form for 
the purpose of illustration.) However, B must come in bit-by- 
bit with b, first and bo last. Initially, the C-register is reset to 
zero. At the first clock time, C(O) as described above is ob- 
tained; at the second clock time. C ( l )  is obtained. and so on. 
After 10 clock cycles. the final product C is obtained in the 
C-register. It can then be shifted out either in parallel or serial 
form, depending on the application. 
A programmable standard-basis finite-field multiplier can 
be easily obtained by modifying the architecture depicted in 
Fig. 5 .  Figure 6 shows an 8-bit and 10-bit programmable finite- 
field multiplier. When signal ET is low. representing an 8-bit 
version. gate G1 is off and gate G2 is on. Therefore. the feed- 
back will be conducted at 8-bit. Of course. all three inputs to 
the finite-field multiplier must reformat their representation. 
The highest two bits. i.e., as, as, b,.  b,, f9. andf8. are all set 
equal to zero for 8-bit operation. 
111. Architecture of the Single-Chip-Type 
Reed-Solomon Decoder System 
A. VLSI Architecture of a Single-Chip-Type 
Reed-Solomon Decoder 
This section describes the VLSI architecture of a single- 
chip-type Reed-Solomon decoder. The development of this 
new architecture is based on the VLSI architecture of an RS 
decoder described in [S I .  Because of the regularity of a time- 
domain RS decoder structure. the functional units in an RS 
decoder can be efficiently partitioned. Figure 7 shows the 
architecture of a VLSI chip that is a basic building block of 
the single-chip-type Reed-Solomon decoder system. As shown 
in Fig. 7, the VLSI chip is partitioned into six rows. The first 
row of the c h p  consists of eight identical syndrome subcells. 
The 8-bit or IO-bit RS decoder is realized by making both the 
shift registers and the finite-field multipliers in all the subcells 
programmable between 8-bit and 10-bit operation. 
The second row of the chip has eight polynomial expansion 
subcells; the third row consists of eight power expansion sub- 
cells. The fourth row of the chip has eight polynomial evalua- 
tion subcells which can also be used to  do the Chien search 
operation. The fifth row has eight modified Euclidean subcells. 
Finally, the sixth row of the VLSI chip contains some miscel- 
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laneous cells such as counters, shift registers, finite-field multi- 
pliers and so forth. These miscellaneous cells are used as glue 
logic in a VLSI RS decoder system. As shown in Fig. 8. if four 
of these VLSI chips are connected in an array. a (255,223) 
time-domain RS decoder is formed since there are enough 
subcells to implement all the functional units. In other words, 
there are 32 syndrome subcells, 32 polynomial expansion sub- 
cells, 32 power expansion subcells, 32 polynomial evaluation/ 
Chien search subcells, and 32 modified Euclidean algorithm 
subcells. Since all the subcells are programmable between 8-bit 
and 10-bit, the core of a 10-bit (1023,959) RS decoder is 
formed by arraying eight copies of this VLSI chip. 
It is estimated that the total number of pins required for a 
V U 1  chip is less than 132 and the total number of transistors 
per chip is less than 60,000. Obviously. these requirements are 
within today’s VLSI technology capability. 
The number of subcells in a VLSI chip could be reduced by 
half to decrease the silicon real estate and therefore increase 
chip yield. That is, only four subcells in each functional unit 
would be implemented on a VLSI chip. The number of transis- 
tors is reduced from 60,000 to 30,000 by this arrangement. 
On the other hand, if good fabrication technology is available, 
the number of functional subcells in a chip could be doubled 
such that the chip count in an RS decoder system is reduced 
by half. Therefore, this RS decoder architecture provides the 
maximum flexibility in both the chip and system designs. 
B. Configuration of a Single-Chip-Type RS Decoder 
The system configuration of the proposed Reed-Solomon 
decoder is depicted in Fig. 9. As shown in Fig. 9. the system is 
System 
partitioned into five units. There is a host computer (which 
could be a personal computer) to issue commands to the 
whole system. An input module which consists mostly of 
memory chips is used to store the received messages. Opera- 
tions such as formatting, basis conversion if both standard and 
dual bases are used, zero-fill. etc., will be performed in this 
unit. Similarly, an output module is used to store the decoded 
symbols and perform operations such as basis reconversion, 
reformatting, and zero-stripping. 
A control memory unit is used to store all the control sig- 
nals for the VLSI chip. Due to the large number of control 
signals required for VLSI chips, it is not effective to include 
the control signal generation unit in the VLSI chip. The parti- 
tioning of the VLSI chip becomes very difficult if the control 
signal generators are included. It is expected that the control 
memory unit will consist of EPROMs which store control 
signals for the VLSI chip. Further modifications or expansions 
of control signals for the VLSI chip will be relatively easy in 
this scheme. Finally, the fifth part of the RS decoder system 
is the RS decoder VLSI chip set. This is the core of an RS 
decoder system. 
IV. Conclusion 
This article describes a new architecture for implementing 
a Reed-Solomon decoder. This new architecture uses a single- 
chip-type scheme that provides a minimum four-fold cost sav- 
ings when compared to other RS decoder implementations. It 
is shown that a programmable finite-field multiplier will realize 
an 8-bit and 10-bit switchable RS decoder. The system config- 
uration of an RS decoder is also described. An array of four 
identical VLSI chips forms an 8-bit CCSDS RS decoder and an 
array of eight identical VLSI chips forms a 10-bit RS decoder. 
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Fig. 2. Performance curves of various coding schemes in [2]. 
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Fig. 5. Block diagram of a IO-bit standard-basis finitefield multiplier. 
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Fig. 6. Block diagram of an &bit and 10-bit switchabk, standard-basis finite-field multiplier. 
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Fig. 7. Block diagram of VLSl chip archi- 
tecture in the single-chip-type RS decoder 
system. 
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Fig. 8. Architecture of the &bit and 10-bit switchable RS 
decoder system. 
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Fig. 9. Configuration of the proposed RS decoder system. 
